Abstract-This paper presents a single-stage converter for a high-bandwidth and high-efficiency envelope amplifier. In the proposed application, due to the high peak-to-average-power ratio, high bandwidth, and the power level requirements, the envelope amplifier has low efficiency. Therefore, many efforts have been made to increase the efficiency of the envelope amplifier. To achieve this improvement, the current ripple cancellation technique is applied in this paper to a synchronous buck converter to cancel the output current ripple and to decrease the switching frequency with- 
The Ripple Cancellation Technique Applied to a Synchronous Buck Converter to Achieve a Very High Bandwidth and Very High Efficiency Envelope Amplifier
I. INTRODUCTION
T HE envelope amplifier (EA) that supplies the radiofrequency power amplifier (RFPA) using the envelope tracking (ET) technique [1] , [2] , and especially for the envelope elimination and restoration (EER) [3] , [4] technique, has to accomplish several requirements such as a large signal high bandwidth, high linearity, good quality of the transmitted signal, and a high efficiency. A single-stage converter has the advantages of a good linearity and bandwidth, but the switching The authors are with the Center of Electronics for the Industry, Universidad Politécnica de Madrid, 28006 Madrid, Spain (e-mail: daniel.diaz@upm.es; o.garcia@upm.es; jesusangel.oliver@upm.es; pedro.alou@upm.es; zoran. pavlovic@upm.es; ja.cobos@upm.es).
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Digital Object Identifier 10.1109/TPEL.2013.2272421 frequency has to be increased highly to comply with the bandwidth and the quality of the transmitted signal requirements, so the efficiency will drop and also the reliability will be degraded. Additionally, if an output power from a few watts up to approximately 100 W is required and the bandwidth is in the range of MHz, then the high switching frequency necessary to obtain such a high bandwidth and a good quality of the transmitted signal becomes a major limitation. Class E amplifiers can be a high-efficiency single-stage solution [5] - [7] even at high switching frequencies due to the zero-voltage-switching (ZVS) capability. However, ZVS is lost if duty cycle modulation is required, so it cannot be considered for this application where a high output voltage range is needed. Even recently published solutions for keeping ZVS to load variations [7] are not valid for the specifications required in this paper.
Other solutions in the state of the art propose a hybrid solution consisting of a linear-assisted converter, in a series [8] or parallel [9] combination of a switched dc-dc converter and a voltagecontrolled linear regulator. In this case, the series configuration requires a voltage-controlled switched dc-dc converter, while the parallel configuration requires a current-controlled one. Those architectures provide a good trade-off between the abovereferred specifications but have the drawback of the increased complexity due to the additional stages of the converter and to their control and synchronization. In the parallel configuration, a linear regulator operates as a low-efficiency high-bandwidth converter and the switched converter as a high-efficiency lowbandwidth converter [10] . In [11] , an additional switched buck converter is added to the architecture presented in [10] , so there are three different stages with different bandwidths, high for the linear regulator, medium for the first switched converter, and low for the second switched converter. This solution processes most part of the power transmitted through high-efficiency switched converters but also adds additional components to the EA and a more complex control stage as it divides the envelope reference spectrum and then reconstructs it again later [12] .
In this paper, a new solution for the EA is proposed based on the single-stage architecture that overcomes the problem of the high switching frequency by the application of a new design of the ripple cancellation technique. This approach has the advantages of a high bandwidth and an output current ripple cancellation that allows a switching frequency reduction compared to the conventional buck converter and, therefore, an increase in the efficiency and reliability. The solution is based on a new design for the synchronous rectifier buck converter with an output current ripple cancellation circuit (RC-buck converter). The specifications of this paper comply with the frequency and power requirements of the EA of the RFPA in applications as microsatellites or medium bandwidth communication services as satellite telephony or trunked radio systems. The comparison of the proposed design of the ripple cancellation buck converter with the equivalent conventional buck converter in terms of output voltage ripple rejection and large signal bandwidth has been done for open-loop operation and for the EER technique. For the ET technique, there are additional advantages of closed-loop operation, but this paper is focused on the design criteria based on the output voltage ripple rejection and large signal bandwidth for EER. However, the solution presented in this paper is not limited to these specifications and can be applied to a buck converter for other applications, as it can be a fixed output voltage point of a load converter.
II. DESIGN OF A BUCK CONVERTER WITH A RIPPLE CANCELLATION CIRCUIT FOR AN EA APPLICATION
The ripple cancellation technique is a well-known technique to obtain, theoretically, an output (or input) zero current ripple [13] , [14] . By only adding some passive components, the performance of the converter can be improved without a significant increase in the losses. In this paper, we will focus on the synchronous buck converter as shown in Fig. 1 , but this solution has been applied previously to several dc-dc topologies to cancel the input and output current ripple [15] - [18] . This technique has also been used previously in ac-dc converters to cancel the sinusoidal input current ripple as in [19] and [20] , but not for a high-bandwidth application as is proposed in this paper.
The aim is to achieve zero ripple i r (i 1 +i 2 ) by adjusting the L 2 inductance value. The voltage applied to L 1A inductance is reflected in L 1B divided by the turns ratio N . This voltage allows us to obtain the same ripple in the cancellation branch by adjusting L 2 . The polarity of the turns ratio is chosen so that the current ripple in L 1A , plus the reflected i 2 current ripple in primary, has equal magnitude and opposes the current ripple of L 2 . The state-of-the-art design assumes a C b capacitance high enough to ensure a dc-blocking voltage on it, so V C b and V o have the same voltage, and an N :1 turns ratio (N > 1) for L 1A and L 1B (see Fig. 1 ) coupled inductors, and a unique solution (1) for L 2 given L 1A and the coupled windings turns ratio N as shown in [13] .
With the previous design considerations, the efficiency of the ripple cancellation technique is independent of the switching frequency, duty cycle, or any other parameter of the converter [13] . In Figs. 2 and 3 , time-domain and frequency-domain simulations are shown for the conventional ripple cancellation circuit applied to a dc-dc synchronous rectifier (SR) buck converter considering the state-of-the-art design
The current ripple of the currents i 1 and i 2 has the same amplitude and is opposed in phase, so no ripple i r is obtained. In Fig. 3 , it has been compared the magnitude bode plot of V sw to V o transfer function of the RC-buck converter with the equivalent buck converter in terms of bandwidth and attenuation of the output filter. A resonance due to the double pole can be appreciated that has to be properly damped by adding R d and will generate additional losses.
In this paper, an implementation of the current ripple cancellation technique for a synchronous buck converter is presented where the focus is on the increase of the large signal bandwidth without losing the output current ripple cancellation. The proposed design allows a f sw reduction compared to the equivalent design of the conventional buck converter in terms of bandwidth and output voltage ripple, and therefore an efficiency improvement in a high-bandwidth design, as it is the EA application. In order to increase the bandwidth, the passive components of the output filter should be reduced without degrading the output current rejection ratio at the switching frequency. A decrease in L 1A would imply a high current ripple in the circuit (despite it being canceled in the output) which would generate additional losses, so only a small reduction can be considered (increasing the maximum Δi pk−pk specifications). The turns ratio N of the coupled windings has been considered high enough to allow a reduction in the L 2 inductance. The value of the capacitor C b is the key parameter because, in principle, it can be reduced highly without a significant increase in the losses. The effect will be a voltage ripple on this capacitor, assumed sinusoidal, that will increase the i 2 current ripple and will have to be taken into account in the balance of the current ripple in i 1 and i 2 , and therefore in the design of L 2 , as shown in Section III. Under these design considerations, C o could be suppressed regarding the output voltage cancellation, but in order to filter higher filter harmonics and to compensate the nonideal operation of the current ripple cancellation, a very small C o has been considered, with no influence on the bandwidth of the converter. An important characteristic of this design is the suppression of the damping resistor R d , which will be justified in the following section.
III. DYNAMIC BEHAVIOR ANALYSIS OF THE RIPPLE CANCELLATION BUCK CONVERTER
The effect of the new proposed design in the ripple cancellation technique efficiency has been analyzed and simulated. In Fig. 4 , the dynamic behavior and the high attenuation of the duty cycle to output voltage transfer function for a specific frequency range (centered in the switching frequency, 4 MHz in this case) can be seen. The high rejection ratio at f sw is produced by a double zero, which in this case is not damped by the design as it would decrease the output voltage rejection ratio.
The current ripple cancellation can also be justified by analyzing the transfer functions of d to i L 1A and d to i L 2 . In • and the magnitudes of both transfer functions are exactly the same.
It has been analyzed how the new design affects the ripple cancellation and the L 2 inductance value shown in (1). First, calculation steps are shown in (2) and (3). Equation (4), given in an implicit form for a better understanding, shows the new solution for the output current cancellation, obtained from the current ripple balance in the output of the converter. To obtain (4), the assumption of the sinusoidal voltage ripple on the C b capacitor of Fig. 1 has been made. Equation (2), shown below, is a balance of the current ripple of i 1 and i L 2 . The ripple in i 1 also depends on the ripple in i L 2 divided by N due to the coupled windings effect with the polarity shown in Fig. 1 . Therefore, during each of the conduction states of the MOSFETs, there will be two contributions to the voltage in L 2 . The first one is the voltage of V L 1B = V L 1A /N and the second the voltage ripple in C b , as we consider that C o has no ripple, performing the voltage balance in the loop that involves the ripple cancellation network and the output.
Integrating the sinusoidal voltage in d·T as a function of ΔV C b and taking into account the calculation of Δi L 2 (with two terms, V L 1B = V L 1A /N and the one calculated above, which depends on ΔV C b ), the final voltage applied to L 2 during the ON (or OFF) conduction states of the MOSFETs is obtained as a function of Δi L 2 . Solving this equation for Δi L 2 and introducing it into (2), we obtain (4), which shows the new parameters involved in the cancellation and increases the understanding of the proposed design
Analyzing (4), it can be seen that the output current cancellation depends on more parameters, such as C b , T , and the duty cycle d, than those in [13] . By adjusting them properly, and once f sw has been set, there is a single value for L 2 that we can calculate with (4) to design an RC-buck converter with a higher bandwidth and a reduced ratio between f sw and the bandwidth. By reducing C b , a dependence in the current ripple cancellation on some parameters has been introduced unlike the conventional design [13] . Ideally, no output capacitor will be needed, but to filter higher frequency spectral components, a small capacitor C o (with a very small effect in the large signal bandwidth of the converter) has been added. For variable duty cycle operation, the influence of the duty cycle "d" on the cancellation could be a problem, but if the effect of this parameter is limited by design, and considering that the specifications allow <1% of output voltage ripple on the worst case and the small output capacitor, it has been demonstrated experimentally that at different operating points, the efficiency of the current ripple cancellation will not be decreased. The damping resistor, R d , shown in Fig. 1 , is eliminated in this design, as for higher R d the current rejection ratio at the switching frequency will be decreased. However, the parasitic resistor of the cancellation network will decrease the rejection ratio compared to the ideal case, so it has not been eliminated in Fig. 1 .
A. Transfer Function
In order to validate the obtained average model, the theoretical transfer function has been calculated and implemented in Mathcad. Figs. 6 and 7 show the comparison between the duty cycle to output voltage transfer function obtained from the state-space equations (see Fig. 7 ) and the simulation results of the averaged model for the same design (see Fig. 6 ) . The frequency of the desired operation point is exactly the same and only a small error of 0.6 dB is found for the desired operation point, due to the different tool used for the calculation of the magnitude bode plot.
As is explained in [13] , a fourth-order denominator and a zero produced by the damping resistance effect should be expected in the V o /V x transfer function. In order to compare with the proposed design, the V o /V x transfer function has been calculated and analyzed, using the T-equivalent circuit for the coupled windings, with the conversion between the model parameters and the design values depicted in Fig. 8 .
A high coupling coefficient k = 0.99 for the calculation of the mutual inductance M has been considered. In Fig. 9 , the transfer function of V x to V o of the RC-buck is compared with the equivalent circuit shown in Fig. 8 , showing very good correspondence in all the frequency ranges. R d has not been considered for this comparison. In Fig. 9 (bottom figure, with the linear horizontal axis up to 1 MHz), it can be seen that the phase is linear which guarantees a minimum distortion in the bandwidth of the converter. The transfer function G(s) = V o /V x can be seen analytically in (5) and (6), where R is the load, considered resistive for an EER application 
It can be seen in (7) that there is a double zero in the numerator and a fourth-order denominator. In (8)- (11) , the coefficients of the denominator are shown. Analyzing the roots of the denominator, there is a double pole at the resonant frequency. Additionally, there are two single poles between the resonant frequency and the notch, so the decreasing slope is higher, as can be seen in Fig. 9 . Finally, the key point of the design, the double zero of the numerator, is at the cancellation frequency. Therefore, the damping resistor R d should not be placed, unlike the design proposed in [13] , because the effect of the current ripple cancellation will be highly reduced. In addition, the parasitic resistance should be kept as low as possible so that the current ripple rejection ratio is not decreased.
B. Sensitivity Analysis
For the proposed solution, based on a very precise cancellation of the output current ripple, it is very important to evaluate the influence of each of the design parameters in the design, as an unexpected variation of one of them could lead, if not taken into account, to a decrease in the ripple cancellation. The main parameters that influence the current ripple cancellation buck converter (see Fig. 1 ) are the following: the inductances L 1A and L 2 , the capacitances C b and C o , and the damping resistor R d (parasitic resistance of the ripple cancellation network).
To evaluate the effect of the variation of these components, parametric simulations have been done analyzing variations from 5% to 20% depending on the sensitivity of each parameter in the output current ripple cancellation. Finally, the ripple can- The sensitivity analysis of the current rejection ratio of the switching frequency for L 2 , the most sensitive design parameter, can also be seen in Fig. 12 , where the parasitic damping resistance R d has been increased.
In Figs. 13 and 14 , the sensitivity analysis of the C b and C o capacitances is shown, and in Fig. 15 the same analysis for different damping resistor values is shown. Analyzing the sensitivity analysis, it can be seen that L 1A and especially L 2 are the most sensitive parameters of the ripple cancellation design, so any effect that can modify their value as their tolerance and variations with temperature or the operation point has to be considered to obtain a robust design. The damping resistor should be as small as possible as it decreases the effect of the current ripple cancellation. As explained previously, in the proposed design, it is not considered. However, the addition of the equivalent series resistance of all the components of the cancellation network will reduce the current rejection ratio at f sw . Due to the reduced value, in the order of tens of mΩ, the power dissipated will be very small and negligible compared to the switching losses.
In order to improve the robustness of the current ripple cancellation to variations of L 2 , it has to be considered that there will be some R d parasitic resistance that on one side will reduce the effect of the ripple cancellation but will also make it more robust for small L 2 inductance variations. These variations can be limited using planar magnetic technology for the windings and a magnetic core with lower tolerance or considering an integrated solution that would also help to reduce the R d parasitic resistance. In addition to this, a control strategy can be used by tracking the ripple cancellation frequency or by tuning the L 2 inductance, with a similar control as the proposed in [21] . Table I shows the different output voltage ripples as a function of the different duty cycles. It can be appreciated that the attenuation is very good in all the range of duty cycle, which validates the proposed design for an application with a high output voltage range. 
IV. EXPERIMENTAL RESULTS
The transfer function of V sw to V o (see Fig. 1 ) of the converter has been modeled and measured to validate the proposed design. The comparison is shown in Figs. 16 and 17 , where the V sw to V o transfer function of the conventional buck converter has been included to compare, for the same bandwidth and output voltage ripple attenuation, the different f sw that have to be used for each converter, allowing a reduction from 12 to 4 MHz for the RC-buck converter, as shown in Fig. 16 . It can be seen in Figs. 16 and 17 that there is a good correspondence between them in the frequency range of the design. The simulation models include the parasitic components of the passive components, as the parasitic capacitances of the coupled inductors, obtained from measurements to achieve a good model to measurement correspondence. It can be seen that the bandwidth of the converter is slightly over 500 kHz.
First of all, validation of the proposed converter has been done for f sw = 4 MHz, V in = 24 V, and dc-output voltage in a wide output voltage range to demonstrate zero output voltage ripple operation. A resistive load of 5 Ω has been selected for all the tests, as it is the equivalent load when the EA is supplying the high-efficiency amplifier for the EER technique. Fig. 18 shows a photograph of the experimental prototype. The components used are a dual MOSFET FDMS7620S, the isolation chip ISO722, the EL7158 drivers, the magnetic cores 3C90 for the Figs. 19 and 20 show V o , i 1 , i 2 , and low-side drain-source voltage (V ds LS ) for 50% and 30% duty cycle, respectively. It can be seen that in both the cases, the current ripples of i 1 and i 2 are equal in magnitude and opposed in phase, so current ripple cancellation and almost zero ripple V o is obtained, as can be seen in Fig. 21 .
For the application that is considered in this paper, EER, the load is considered resistive [22] , and lower duty cycles correspond to the lower output current operation points. Due to the high switching frequency, in the range of megahertz, the falling slope of V ds , due to the slow output capacitance discharge of the low side MOSFET, can affect the converter operation in two ways, both shown in Figs. 22 and 23: 1) low accuracy of the output voltage for lower duty cycles due to the contribution of the low side MOSFET V ds discharging slope in the output voltage; 2) limitation in the minimum output voltage of the converter. The first issue can be solved by characterizing the output voltage for low duty cycles at different loads and compensating them using a digital control implementation. Additionally, a closed-loop design can also solve this issue.
The second issue can be considered a limitation of the buck converter for this type of application at low load. With higher output currents, this effect is decreased as the output capacitance of the MOSFET is discharged faster, and, therefore, the contribution of the decreasing slope of V ds to V o is less significant. In a conventional point of load buck converter application, this limitation is almost overcome by the higher output loads. If the limitation has to be fully overcome, a block that supplies No output ripple for the RC-buck converter compared to the noisy waveform of the conventional buck converter can be seen. In Fig. 26 , the i 1 and i 2 currents for the RC-buck converter are shown. Analyzing the current waveforms of Fig. 26 , it can be seen that in addition to the ripple at the switching frequency in i 2 , there is a component at the frequency of the sinusoidal reference, while the output current i r is as expected. This can be explained by looking at the magnitude and phase bode plots of both currents. It has been shown in Fig. 5 , but in this case the focus is on the frequency of the reproduced reference. In Fig. 27 , it can be seen that while the amplitude of the i L 1 component at the sinusoidal signal frequency is almost the same as the amplitude of i r , in the cancellation network there is a component at that frequency. Analyzing the phase by simulation, it can be seen that the phase difference at that frequency is 102
• , so it will not cause an increase in the amplitude at 285 kHz of the current i 1 . The effect will be some additional losses but as the resistance of the cancellation network is, as explained before, the parasitic resistance, this value will be negligible. Fig. 28 shows the switching ripple in V C b due to the reduction of its capacitance.
The slew rate of the designed converter with the proposed design has been measured. The maximum slew rate for this particular design is 38 V/μs as shown in Fig. 29 .
To test the performance of the converter for the proposed solution, the envelope of a 64-state quadrature amplitude modulation (64-QAM) signal has been applied as the reference signal. Fig. 30 shows the experimental results, with a switching frequency of 4 MHz for a 64QAM modulation of 500 kHz of bandwidth and with a 5-Ω load and the comparison with the reference (generated in MATLAB from a lookup table with the data of the envelope for the 64QAM modulation). The load has been considered resistive for an EER application and the reference As the main advantages of this converter are a high bandwidth and a high efficiency, this last characteristic has also been validated. The efficiency of the conventional buck converter and the equivalent design of the SR buck converter with a ripple cancellation circuit has been measured and compared for V in of 10, 15, and 20 V, 50% of duty cycle, and f sw of 12 and 4 MHz, respectively.
As shown in Table II , much higher efficiency is obtained for the proposed converter compared to the conventional buck converter for the same bandwidth. 
V. CONCLUSION
This paper has presented a design for an SR buck converter with an output current ripple cancellation circuit to obtain a high bandwidth with a reduced switching frequency compared to the conventional buck converter for an EA application. As has been demonstrated, the reduction of the switching frequency allows an increase in the efficiency and in the reliability of the converter, compared to other linear and high dissipative solutions for an EA. The state-of-the-art design of the ripple cancellation network has been compared with the proposed new design, where the ripple cancellation depends on several additional circuit parameters that can be optimized, allowing a f sw reduction for open-loop operation designed for the EER technique (validated a 12 to 4 MHz reduction in this paper), based on the equivalent design in terms of the output voltage rejection ratio and large signal bandwidth. The converter design has been modeled and validated with the calculation of the V x to V o transfer function. A sensitivity analysis is also presented to evaluate the robustness of this solution to design parameter variation. Experimental validation is provided showing the good performance of the converter for dc and for a sinusoidal output reference.
Additionally, it has been tested with a 64QAM modulation to validate the proposed converter for the EA application. The efficiency increase of 15.95% (from 75.3% to 87.8%) for an input voltage of 20 V has been compared experimentally, which is a high value compared to other solutions in the state of the art for this application, where the EA has a low efficiency due to the requirements and high PAPR of the envelope of the transmitted signal. Future work will consider the adaptation of this solution to higher f sw and bandwidth.
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